HDLPlanner® Design Development Environment for HDL-based FPGA Designs (8 pages, updated 10/99) HDLPlanner solves the addition design cycle problem by providing an environment for creating technology independent HDL designs, which guaranteed to product performance delivering layouts.